**INTEGRATED CIRCUITS**



Preliminary specification File under Integrated Circuits, IC17 1996 Dec 11



# **Philips Semiconductors Philips Semiconductors Preliminary specification**

# Low voltage 16-bit microcontroller **P90CL301BFH** (C100)

## **CONTENTS**



11.7 Watchdog Timer





# **1 FEATURES**

- Fully 68000 software compatible
- Static design with 32-bit internal structure
- Power saving modes: Power-down, Standby and Idle mode
- External clock input: 27 MHz at 2.7 V
- Single supply voltage of 2.7 to 3.6 V; down to 1.8 V for RAM retention
- 68000 compatible bus interface
- Intel 8051 compatible bus interface
- 16 Mbytes program/data address range
- 8 programmable chip-selects
- Dynamic bus sizing, 16 or 8-bit memory bus port size
- 56 powerful instruction types:
	- 5 basic data types, and
	- 14 addressing modes
- 7 programmable interrupt inputs:
	- a Non-Maskable Interrupt input (NMIN)
	- 14 auto-vectored interrupts and 7 interrupt priority levels
- 24 port pins (multiplexed with other functions)
- 2 UART serial interfaces; an independent baud rate generator with two programmable outputs (UART0 and UART1)
- UART queue with maximum 256 bytes
- I 2C-bus serial interface 100 kbaud
- 2 timer arrays including:
	- two 16-bit reference counters and 8-bit programmable prescalers
	- six 16-bit match/capture registers with equality comparators
- Watchdog Timer with 21-bit resolution
- Two 8-bit Pulse Width Modulation (PWM) outputs with 8-bit prescaler
- Four 8-bit Analog-to-Digital Converter (ADC) inputs with Power-down mode
- 512 bytes RAM on-chip
- On-Circuit Emulation (ONCE) mode and internal Test-ROM (256 bytes) for on-board testing
- 80-pin LQFP package
- Temperature range −40 to +85 °C
- 0.5 micron CMOS low voltage technology.

# **2 DESCRIPTION**

The P90CL301BFH is a highly integrated low-voltage 16/32-bit microcontroller especially suitable for digital mobile systems such as GSM, DCS1900, IS54/95 and other applications requiring low voltage, low power consumption and high computing power. It is fully software compatible with the 68000.

The P90CL301BFH optimizes system cost by providing both standard as well as advanced peripheral functions on-chip. The P90CL301BFH has a full static design and special Idle, Standby and Power-down modes which allow further reduction of the total system power consumption. An 80-pin LQFP package dramatically reduces system size requirements.

# **2.1 Compatibility between P90CL301AFH and P90CL301BFH**

For functional compatibility between P90CL301AFH (SAC1 process) and P90CL301BFH (C100 process), the following points should be considered when using the P90CL301BFH:

- **Wake-up**; to wake-up the processor from Power-down mode via the activation of an external SPn pin, it is necessary to enable the interrupt mode first by setting the corresponding bit in the SPCON register.
- **SYSCON register**; for the P90CL301AFH bits 11 to 15 in the SYSCON register should not be set in order to keep additional functionality in the P90CL301BFH inactive.



# **3 ORDERING INFORMATION**

# **4 BLOCK DIAGRAM**



# **5 PINNING INFORMATION**

# **5.1 Pinning**



# **5.2 Pin description**

**Table 1** Pin description for the P90CL301BFH





# **Note**

- a) Function1/Function2/Function3: multiplexed functions on the same pin. During and after reset the Function1 is selected.
- b) Function1 (Function2): function done in parallel.
- c) Function1 [Function2]: equivalent function.

<sup>1.</sup> The following notation is used to describe the multiple pin definitions:

# **6 SYSTEM CONTROL**

## **6.1 Memory organization**

The maximum external address space of the controller is 16 Mbytes. It can be partitioned into five address spaces. These address spaces are designated as either User or Supervisor space and as either Program or Data space or as interrupt acknowledge.

For slow memories the CPU can be programmed to insert a number of wait states. This is done via the eight Chip-select Control Registers CS0N to CS7N; further to be denoted as CSnN, where  $n = 0$  to 7. The number of inserted wait states can vary from 0 to 6, or wait states are inserted until the DTACK is pulled LOW by the external address decoding circuitry. If DTACK is asserted continuously, the P90CL301BFH will run without wait states using bus cycles of three or four clock periods depending on the state of the FBC bit in the SYSCON register.

### 6.1.1 MEMORY MAP

The memory address space is divided as shown in Table 2; short addressing space with A31 to A15 = 1.



### **Table 2** Memory address space

### **6.2 Programmable chip-select**

In order to reduce the external components associated with memory interface, the P90CL301BFH provides 8 programmable chip-selects. A specific chip-select CSBT provides default reset values to support a bootstrap operation.

Each chip-select can be programmed with:

- A base address (A23 to A19)
- A memory bank width of 512 kbytes, 1, 2, 4 or 8 Mbytes memory size
- A number of wait states (0 to 6 states, or wait for DTACK) to adapt the bus cycle to the memory cycle time.

Chip-selects can be synchronized with read, write, or both read and write, either Address strobe or Data strobe. They can also be programmed to address low byte, high byte or word.

Each chip-select is controlled by a control register CSnN  $(n = 0 to 7)$ . The control registers are described in Table 3 to 7.

The RESET instruction does not affect the contents of the CSnN registers.

Register CS7N corresponds to register CSBT (address FFFF 8A0EH). After reset CSBT is programmed with a block size of 8 Mbytes with:

- A19 to A23 at logic 0
- M19 to M22 at logic 1
- 6 wait states
- read only mode.

The other chip-selects are held HIGH and will be activated after initialization of their control registers.

When programmed in reduced access mode (read only, write only, low byte, high byte), the wait states are generated internally and if there is any access-violation when the bit WD in the SYSCON register is set to a logic 1 (time-out), the processor will execute a bus error after the time-out delay.

6.2.1 CHIP SELECT CONTROL REGISTERS (CS0N TO CS7N)

## **Table 3** Chip Select Control Registers CS0N to CS7N (address FFFF 8A00H to FFFF 8A0CH)



# **Table 4** Description of CS0N to CS7N bits



### **Table 5** Address mask for block size selection



# **Table 6** Read/Write bits (R/W)



# **Table 7** Mode selection



### **Table 8** Wait states selection



# **Note**

1. The default value after a CPU reset.

corresponding bit of the register BSREG is used to define the sequence of bus transfer in 16 or 8-bit mode. Several chip-selects with different bus sizes should not address the same memory segment. For each case the number of bus cycles necessary to transfer a byte, word or long word is a function of the bus size. For example, a word read on a 8-bit bus will take 2 bus cycles and the high byte is read

first. The 8-bit port uses the pins D7 to D0.

and the dynamic bus sizing.

See Table 11 and 12 and also Section 6.2 for more detailed information on the programmable chip-selects



Number of clock periods per bus cycle, dependent on the programmed length of FBC (Fast Bus Cycle bit in the SYSCON register) and CSn (chip-select).



# **6.3 Dynamic bus port sizing**

The memory bus size can be selected to be 16 or 8-bit wide depending on the ports width of external memories and peripherals. It is possible via the register BSREG to define for each chip-select the bus width to 16-bit or 8-bit used for the transfer of data to or from external memory.

The 7-bit register BSREG defines the bus size associated with each chip-select function (except for CSBT).

The bus size of the chip-select boot  $\overline{\text{CSBT}}$  (CS7N) is hardware defined by the pin BSIZE.The state of the pin BSIZE is latched at the end of the reset sequence.

When an address generated by the CPU is identified by a chip-select block as belonging to it's address segment, the

6.3.1 BUS SIZE REGISTER (BSREG)

**Table 10** Bus Size Register (address FFFF A811H)



## **Table 11** Description of BSREG bits





# Table 12 Bus size depending on BSIZE, CSBTX and BSn (n = 0 to 6)

## **Notes**

- 1. Depending on bit BSn in register BSREG.
- 2. The default value after reset of bits BSn in register BSREG is logic 0 which corresponds to 16-bit mode for  $\overline{CS0}$  to CS6. In this case, it is recommended to set BSn to logic 1 in the boot routine. Afterwards if CSBTX is set to logic 1, BSn can be reset to logic 0 by software for further transfers in 16-bit mode.

# **6.4 System Control Register (SYSCON)**

The P90CL301BFH uses a System Control Register (SYSCON) for adjusting system parameters.

**Table 13** System Control Register (address FFFF 8000H)



## **Notes**

1. The default values after a CPU reset: PCLK1 = 1 and PCLK0 = 1; all other SYSCON bits are a logic 0.

2. All bits are reset by the RESET instruction, except the IDL bit which is only reset by a CPU reset.



# **Table 14** Description of SYSCON bits



### **Table 15** Selection of prescaler divisor values

# **6.5 Reset operation**

The reset circuitry of the P90CL301BFH is connected to the pins RESET, HALT, RESETIN and to the internal Watchdog Timer. A Schmitt trigger is used at the input pin for noise rejection. After Power-on a CPU reset is accomplished by holding the RESET pin and the HALT pin LOW for at least 50 oscillator clocks after the oscillator has stabilized.

For further information on the clock generation, see Section 6.6. The CPU responds by reading the reset vectors; the long word at address 000000H is loaded into the Supervisor stack and the long word data at address 000004H is loaded into the program counter PC. The interrupt level is set to 7 in the Status Register and execution starts at the PC location. By pulling the RESET pin LOW and keeping HALT HIGH, only the peripherals are reset.

When  $V_{DD}$  is turned on and its rise time does not exceed 10 ms, an automatic reset can be performed by connecting the RESETIN pin to  $V_{DD}$  via an external capacitor. The external capacitor is charged via an internal pull-down resistor.

The RESET pin can also be pulled LOW internally by a pull-down transistor activated by an overflow of the Watchdog Timer. When the CPU executes a RESET instruction, the RESET pin is pulled LOW. When the CPU is internally halted (at double bus fault), the  $\overline{\text{HALT}}$  pin is pulled LOW and only a CPU reset can restart the processor.

The internal signal RESET\_AS (Reset Asynchronous) resets the core and all registers.

When an internal Watchdog Timer overflow occurs, an internal CPU reset is generated which resets all registers except the SYSCON, PCON, PRL and PRH registers and pulls the RESET pin LOW during 12 clock cycles.



### **6.6 Clock generation**

An external clock can be used with the P90CL301BFH. The duty cycle of the external clock should be 50/50 ±5% over the full temperature and voltage range.

For peripherals like Watchdog Timer, I2C-bus, PWM, Timer and baud rate generator, a programmable prescaler generates a peripheral clock FCLK.

The prescaler is controlled by the System Control Register (SYSCON). The internal clock is divided by a factor 2, 3, 4, 5, 6, 8 or 10 (function of bits PCLK0, PCLK1 and PCLK3; see Table 15).

For the ADC a secondary peripheral clock FCLK2 is derived from the peripheral clock by dividing it either by 4 or 2 (function of the bit PCLK2; see Table 14).



## **6.7 Interrupt controller**

An interrupt controller handles all internal and external interrupts. It delivers the interrupt with the highest priority level to the CPU. The following interrupt requests are generated by the on-chip peripherals:

- $\bullet$  I<sup>2</sup>C-bus
- UARTs: received data / transmitted data
- Timers: two flags for the timers T0 and T1
- ADC: analog-to-digital conversion completed.

The external interrupt requests are generated with the pins NMIN and the seven external interrupts INT0 to INT6.

### 6.7.1 INTERRUPT ARBITRATION

The interrupt priority levels are programmable with a value between 0 and 7. Level 7 has the highest priority, level 0 disables the corresponding interrupt source. In case of interrupt requests of equal priority level at the same time a hardware priority mechanism gives priority order as shown in Table 16.

The execution of interrupt routines can be interrupted by another interrupt request of a higher priority level. In 68070 mode (SYSCON bit  $IM = 1$ ) when an interrupt is serviced by the CPU, the corresponding level is loaded into the Status Register. This prevents the current interrupt from getting interrupted by any other interrupt request on the same or a lower priority level. If IM is reset, priority level 7 will always be loaded into the Status Register and so the current interrupt cannot be interrupted by an interrupt request of a level less than 7.

Each on-chip peripheral unit including the eight interrupt lines generate only auto-vectored interrupts. No acknowledge is necessary. For external interrupts the vectors 25 to 31 are used, for on-chip peripheral circuits a second table of 7 vectors are used (57 to 63); see Section 7.3.2.

### **Table 16** Priority order



### 6.7.2 EXTERNAL LATCHED INTERRUPTS

NMIN and INT0 to INT6 are 8 external interrupt inputs. These pins are connected to the interrupt function only when the corresponding bit in the SPCON control register is set (see Section 8.2; Table 29). Seven interrupt inputs INT0 to INT6 are edge sensitive on HIGH-to-LOW transition and their priority levels are programmable. The interrupt NMIN is non-maskable (except if it is programmed as a port) and is also edge sensitive on HIGH-to-LOW transition. The priority level of NMIN is fixed to 7.

The external interrupts are controlled by the registers LIR0 to LIR3; see Tables 17 and 18.



# 6.7.2.1 Latched Interrupt Registers (LIR0 to LIR3) **Table 17** Latched Interrupt Registers

## **Table 18** Description of LIR0 to LIR3 bits



# 6.7.2.2 Pending Interrupt Flag Register (PIFR)

An additional register PIFR contains copies of the PIR flags. The PIF flags are set at the same time as the PIR flags when an interrupt is activated, but these flags are not reset automatically during the interrupt acknowledge cycle. They can only be cleared by software and keep a trace of the interrupt event. The detection of an external interrupt is indicated by the corresponding PIF-bit being set to a logic 1.

# **Table 19** Pending Interrupt Flag Register (address FFFF 810F)



## 6.7.3 NOTE ON SIMULTANEOUS INTERRUPTS

If an internal interrupt is immediately followed by an external interrupt (i.e. both interrupts occurring within 12 clock cycles) and both these interrupts have the same interrupt level, then the CPU might hang up during the acknowledge cycle of the internal interrupt.

In the interrupt controller a flag WIN is set for each interrupt as soon as the interrupt is activated and will be reset when an interrupt of higher priority occurs or during the acknowledge cycle. The WIN flag is used to determine which PIR flag should be reset.

A conflict occurs if within the interval starting at the CPU sampling of the first internal interrupt and ending at the acknowledge cycle, a second external interrupt resets the WIN flag of the first interrupt (external interrupts have higher priority than internal).

When the CPU acknowledges the first internal interrupt the auto-vector acknowledge signal cannot be asserted as its WIN flag was reset, and the CPU hangs up.

This situation can be solved by using the bus time-out counter controlled by the System Control Register (SYSCON) with the bits WD and WDSC set. In the case of hang-up an internal bus error condition will be asserted after 16 clocks and the CPU will execute the exception SPURIOUS INTERRUPT at vector 60H. In the exception service routine the interrupt flags PIR should be polled to detect which interrupts caused the conflict, the corresponding PIR flags should be cleared by software and a call to the interrupt routines executed.

## **6.8 Power reduction modes**

The P90CL301BFH supports three power reduction modes. A Power-down mode where the clock is frozen, a Standby mode where only the CPU is stopped, and an Idle mode where the external clock is divided by 512 (see Fig.4).

## 6.8.1 POWER-DOWN MODE

The Power-down operation freezes the oscillator. It can only be activated by setting the PD bit in the SYSCON register and thereafter execute the STOP instruction.

The instruction flow to enter the Power-down mode is:

BSET #PD, SYSCON

STOP #\$2700.

In this state all the register contents are preserved. The CPU remains in this state until an internal reset occurs or a LOW level is present on any of the external interrupt pins INT0 to INT6 or NMIN. If the wake-up is done via an external interrupt, the processor will first execute an external interrupt of level 7. If the IPL level in the LIR register is set to 7, a second interrupt of level 7 will be executed. It is preferable to set the IPL to 0.

In Power-down mode  $V_{DD}$  may be reduced to minimize power consumption. However, the supply voltage must not be reduced until Power-down mode is active, and must be restored before a external reset or an interrupt is activated.

In case of an external reset, the pin should be held active until the external oscillator has restarted and stabilized.

In case of an external interrupt wake-up, any INTn or NMIN pin should go LOW and the corresponding bit ESn  $(n = 0$  to  $7)$  in register SPCON should be set. If the DOFF bit in the SYSCON is not set, an internal delay counter ensures that the internal clock is not active before 1536 clock cycles. After that time the oscillator is stable and normal exception processing can be executed. The PD bit is cleared automatically during the wake-up.

In order to have a fast start-up the DOFF bit should be set, switching off the delay counter and enabling the immediate clocking and restart of the controller.

For minimum power consumption during Power-down mode, the address and data pins should be pulled HIGH externally or bit BPE in register SYSCON should be set (i.e. internal pull-ups enabled).

## 6.8.2 STANDBY MODE

When the STBY bit in the SYSCON register is set, the CPU clock is stopped and the status of the processor is frozen, however, the clocks of all other on-chip peripherals are still running at the nominal frequency; these peripherals are:

- Timers
- External and internal interrupts
- UARTs and baud rate generator
- I<sup>2</sup>C-bus interface
- Watchdog Timer
- PWMs
- ADC.

The CPU exits this mode when an internal or external interrupt is activated, and proceeds with the normal program execution.

For minimum power consumption internal pull-ups on address and data buses can be switched on by setting the control bit BPE in the SYSCON register. The pull-ups should be switched off in normal mode if not needed.

## 6.8.3 IDLE MODE

In the Idle mode the crystal or external clock is divided by a factor 512. The current is reduced drastically but the controller continues to operate. This mode is entered by setting the bit IDL in the SYSCON register. The next instruction will be executed at a slower speed. To return to normal mode the IDL bit should be reset.

It should be noted that all peripheral functions are also slowed down, and some cannot be used normally, for example UART, I<sup>2</sup>C-bus, ADC and PWM. The Power-down mode can also be entered from the Idle mode. After a wake-up the controller restarts in Idle mode.

# **7 CPU FUNCTIONAL DESCRIPTION**

## **7.1 General**

The CPU of the P90CL301BFH is software compatible with the Motorola MC68000, hence programs written for the MC68000 will run on the P90CL301BFH without modifications. However, for certain applications the following differences between processors should be noted:

- Differences exist in the address/bus error exception processing since the P90CL301BFH can provide full error recovery.
- The timing is different for the P90CL301BFH due to a new internal architecture and technology. The instruction execution timing is different for the same reasons.

## **7.2 Programming model and data organization**

The programming model is identical to that of the MC68000 (see Fig.5), with seventeen 32-bit registers, a 32-bit Program Counter and a 16-bit Status Register. The eight data registers (D0 to D7) are used for byte, word and long-word operations. The Address Registers (A0 to A6) and the System Stack Pointer A7 can be used as software stack pointers and base address registers. In addition, these registers can be used for word and long-word address operations. All seventeen registers can be used as index registers.

The P90CL301BFH supports 8, 16 and 32-bit integers as well as BCD data and 32-bit addresses. Each data type is arranged in the memory as shown in Fig.6.

**Table 20** Format of the Status Register and description of the bits; r = reserved







# **7.3 Processing states and exception processing**

The P90CL301BFH operates with a maximum internal clock frequency of 27 MHz down to static operation. Each clock cycle is divided into 2 states. A non-access machine cycle has 3 clock cycles or 6 states (S0 to S5). A minimum bus cycle normally consists of 3 clock cycles (6 states). When DTACK is not asserted, indicating that data transfer has not yet been terminated, wait states (WS) are inserted in multiples of 2.

The CPU is always in one of the four processing states:

- Normal
- Exception
- Halt
- Stopped.

The Normal processing state is associated with instruction execution; the memory references fetch instructions or load/save results. A special case of the Normal state is the Stopped state which is entered by the processor when a STOP instruction is executed. In this state the CPU does not make any further memory references.

The Exception state is associated with interrupts, trap instruction, tracing and other exceptional conditions. The exception may be generated internally by an instruction or by any unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt or by reset.

The halted processing state is an indication of a catastrophic hardware failure. For example, if during exception processing of a bus error another bus error occurs, the CPU assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a CPU in the stopped state is not in the halted state or vice versa.

The Supervisor can work in the User or Supervisor state determined by the state of bit S in the Status Register. Accesses to the on-chip peripherals are achieved in the Supervisor state.

All exception processing is performed in the Supervisor state once the current contents of the Status Register has been saved. Then the exception vector number is determined and copies of the Status Register, the program counter and the format/vector number are saved on the Supervisor stack using the Supervisor Stack Pointer (SSP). Finally the contents of the exception vector location is fetched and loaded into the Program Counter (PC).

# 7.3.1 REFERENCE CLASSIFICATION

When the processor makes a reference, it classifies the kind of reference being made, using the encoding of the three function code internal lines. This allows external translation of addresses, control of access, and differentiation of special processor states, such as interrupt acknowledge. Table 21 shows the classification of references.

**Table 21** Reference classification



# 7.3.2 EXCEPTION VECTORS

Exception vectors are memory locations from where the CPU fetches the address of a routine that will handle that exception. All exception vectors are 2 words long, except for the reset vector which consists of 4 words, containing the PC and the SSP. All exception vectors are in the Supervisor Data space.

A vector number is an 8-bit number which, multiplied by 4, gives the address of an exception vector. Vector numbers are generated internally. The memory map for the exception vectors is shown in the Table 22.





# **Note**

1. Vectors 12, 13, 16 to 23 and 48 to 56 are reserved for future enhancements.

### 7.3.3 INSTRUCTION TRAPS

Traps are exceptions caused by instructions arising from CPU recognition of abnormal conditions during instruction execution or from instructions whose normal behaviour is to cause traps.

Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception and is useful for implementing system calls for User Programs. The TRAPV and CHK instructions force an exception if the User Program detects a run-time error, possibly an arithmetic overflow or a subscript out of bounds. The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a divide-by-zero operation is attempted.

### 7.3.4 ILLEGAL AND UNIMPLEMENTED INSTRUCTIONS

Illegal instruction is the term used to refer to any word that is not the first word of a legal instruction. During execution, if such an instruction is fetched an illegal exception occurs.

Words with bits 15 to 12 equal to '1010' or '1111' are defined as unimplemented instructions and separate exception vectors are allocated to these patterns for efficient emulation. This facility means the operating system can detect program errors, or can emulate unimplemented instructions in software.

## 7.3.5 PRIVILEGE VIOLATIONS

To provide system security, various instructions are privileged and any attempt to execute one of the privileged instruction while the CPU is in the User state provokes an exception. The privileged instructions are:

- STOP
- RESET
- RTE
- MOVE to SR
- AND (word) immediate to SR
- EOR (word) immediate to SR
- OR (word) immediate to SR
- MOVE to USP.

# **7.4 Tracing**

The CPU includes a facility to trace instructions one by one to assist in program development. In the trace state, after each instruction is executed, an exception is forced so that the debugging program can monitor execution of the program under test.

The trace facility uses the T-bit in the Supervisor part of the Status Register. If the T-bit is cleared, tracing is disabled and instructions are executed normally. If the T-bit is set at the beginning of the execution of an instruction, a trace exception will be generated once the instruction has been executed. If the instruction is not executed, either because of an interrupt, or because the instruction is illegal or privileged, the trace exception does also not occur if the instruction is aborted by a reset, bus error, or address error exception. If the instruction is executed, and an interrupt is pending, the trace exception is processed before the interrupt. If the execution of an instruction forces an exception, the forced exception is processed before the trace exception.

As an extreme illustration of the above rules, consider the arrival of an interrupt during the execution of a TRAP instruction, while tracing is enabled. First the trap exception is processed, followed by the trace exception, and finally the interrupt handling routine.

## **7.5 Stack format**

The stack format for exception processing is similar to the MC68010 although the instruction stored is not the same, due to the different architecture. To handle this format the P90CL301BFH differs from the MC68000 in that:

- The stack format is changed.
- The minimum number of words put into or restored from stack is 4 (MC68010 compatible, not 3 as with the MC68000).
- The RTE instruction decides (with the aid of the 4 format bits) whether or not more information has to be restored as follows:
	- The P90CL301BFH long format is used for bus errors and address error exceptions.
	- All other exceptions use the short format.
- If another format code, other than those listed above, is detected during the restored action, a FORMAT ERROR occurs.

If the user wants to finish the instruction in which the bus or address error occurred, the P90CL301BFH format must be used on RTE. If no changes to the stack are required during exception processing, the stack format is transparent to the user.



# **Table 23** Description of the stack format



# **7.6 CPU interrupt processing**

The general interrupt handling mechanism is described in Section 6.7. An interrupt controller handles all interrupts, resolves the priority problem and passes the highest level interrupt to the CPU.

The CPU interrupt handling follows the same basic rules as in the MC68000. However, some remarks must be made:

- Interrupts with a priority level equal to or lower than the current priority level will not be accepted.
- During the acknowledge cycle of an interrupt, the IPL bits of the Status Register are set to the priority of the acknowledged interrupt or to 7. An exception occurs when bit  $IM = 0$  (SYSCON bit 5). In this case level 7 is loaded into the Status Register (see Section 6.4; Table 14).

If the priority level of the pending interrupt is greater than the current processor priority then:

- The exception processing sequence is started
- A copy of the Status Register is saved
- The privilege level is set to Supervisor state
- Tracing is suppressed
- The priority level of the processor is set to that of the interrupt being acknowledged or to 7 depending on the IM flag in the System Control Register.

The processor then gets the vector number from the interrupting device, classifies it as an interrupt acknowledge and displays the interrupt level number being acknowledged on the internal address bus.

As all P90CL301BFH interrupts are auto-vectored, the processor internally generates a vector number corresponding to the interrupt level number.

The processor starts normal exception processing by saving the format word, program counter and Status Register on the Supervisor stack. The value of the vector in the format word is an internally generated vector number multiplied by 4 (format is all zeros). The program counter value is the address of the instruction that would have been executed if the interrupt had not been present. Then the interrupt vector contents are fetched and loaded into the program counter. The interrupt handling routine starts with normal instruction execution.

# **7.7 Bus arbitration**

If the HALT pin is held LOW with RESET HIGH the CPU will stop after completion of the current bus cycle. As long as HALT is LOW, all control signals are inactive and all 3-state lines are placed in the high-impedance state. If the HALT pin is held LOW during the transfer of a word in 8-bit mode, the CPU will continue the transfer of the two bytes before it halts.

# **8 PORTS**

For general purpose input/output operations the following ports can be used:

- 16-bit bidirectional port lines P15 to P0 composed of two 8-bit ports PL (P7 to P0) and PH (P15 to P8)
- 8-bit port lines SP7 to SP0.

All port pins are multiplexed with other functions, but each one can be individually switched to the port function by setting the corresponding bit in the Port P Control Register (PCON) for 'port Pn' and Port SP Control Register (SPCON) for 'port SPn'.

The port P7 to P0 is multiplexed with the data bus D15 to D8 and is selected by the pin BSIZE.

**8.1 Port P Control Register (PCON)**

Each port pin consists of a latch, an output driver with pull-ups and an input buffer.

To use the port as input the port latch should be written with a logic 1. This means only a weak pull-up is on and can be overwritten by an external source logic 0.

When outputting a logic 1, a strong pull-up is turned on only for 1 clock period, and then only the weak pull-up maintains the HIGH level. In read mode, two different internal addresses correspond to the port latch or the port pin.The port values are read via register PPL and PPH.

After reset all ports are initialized as input, and the pins are connected to the port latch with exception for the pin NMIN/SP7 which is connected to the interrupt block.

The port Pn is controlled via the Port P Control Register (PCON). The register PCON is only reset by an external reset, and not by the RESET instruction. The port latches are accessed through the registers PRL and PRH.

**Table 24** Port P Control Register (address FFFF 8503H)



# **Table 25** Description of PCON bits



# 8.1.1 PORT P LATCHES

**Table 26** Port P Latch least significant byte (PRL; address FFFF 8505H)



**Table 27** Port Latches High most significant byte (PRH; address FFFF 8509H)



## **8.2 Port SP Control Register (SPCON)**

The special ports SPn (SP0 to SP7) consist of 8 I/O lines and are controlled via the two registers SPCON and SPR. The registers SPCON and SPR are reset by a peripheral reset. The port latch is accessed through the register SPR.

## 8.2.1 PORT SP CONTROL REGISTER (SPCON)

### **Table 28** Port SP Control Register (address FFFF 8109H)



### **Table 29** Description of SPCON bits



# 8.2.2 PORT SP LATCH (SPR)

### **Table 30** Port SP latch (FFFF 810BH)



8.2.3 ALTERNATIVE FUNCTIONS FOR PORTS P AND SP

**Table 31** Alternative functions for P0 to P15 and

SP0 to SP7 pins

Functions within brackets are parallel functions.









# **9 8051 PERIPHERAL BUS**

The P90CL301BFH can also directly access the peripheral circuits which are compatible with the 8048/8051 bus.

When the CPU accesses locations located in the 64 kbytes peripheral space, an Address/Data multiplexed access is generated using the AD0 to AD7 lines, the non-multiplexed A8 to A15 lines and the 8051 control bus (ALE, RD, WR). In order to use these three signals the alternate mode of the CS5 to CS3 should be set. A 8051 bus access is performed by addressing a byte in the 8001 0000H to 8001 FFFFH range.

To reduce the number of interface circuits, the address lines A22 to A19 can be used as peripheral chip-select outputs  $\overline{PCSO}$  to  $\overline{PCS3}$ . This is done by setting the PDE bit (SYSCON) to a logic 1;

- PCS0 selects memory range 0 kbytes to 16 kbytes
- $\overline{PCS1}$  selects memory range 16 kbytes to 32 kbytes
- PCS2 selects memory range 32 kbytes to 48 kbytes
- PCS3 selects memory range 48 kbytes to 64 kbytes.

The timing of the peripheral bus is fixed and compatible with the 8051 peripheral circuits.

# **10 ON-CHIP PERIPHERAL FUNCTIONS**

The P90CL301BFH integrates a number of peripheral functions connected to the internal bus:

- Timers (T0 and T1)
- Watchdog
- 2 UART interfaces with one UART queue controller using the internal RAM as data buffers.
- I<sup>2</sup>C-bus interface
- PWM (Pulse Width Modulation)
- ADC (Analog-to-Digital Converter).

These functions are accessible as memory locations on a byte or word basis. The access is auto-acknowledged by on-chip logic. The on-chip peripheral functions can generate auto-vectored interrupts to the CPU using the second vector table (vectors 57 to 63).

# **10.1 Peripheral interrupt control**

The timers T0 and T1, I<sup>2</sup>C-bus, UART and ADC use a common set of Peripheral Interrupt Control Registers (PICRn;  $n = 0$  to 3). These registers are accessible from the CPU and contain the Interrupt Priority Level flags IPL2 to IPL0 as well as the Pending Interrupt flags PIR.

PIR is set when a valid interrupt request has been detected. It is automatically reset by the interrupt acknowledge cycle from the CPU. The PIR flag can be reset by software.

The Interrupt Priority Level code '111B' represents the interrupt with the highest priority. The code '000B' inhibits the interrupt.

# 10.1.1 TIMER INTERRUPT REGISTER (PICR0)

On timer overflow or on channel capture/match the pending interrupt request flag PIRTn is set. If the interrupt priority level is different from zero, the timer activates an interrupt to the CPU.

## **Table 32** Timer Interrupt Register (address FFFF 8701H)



## **Table 33** Description of PICR0 bits



10.1.2 UART INTERRUPT REGISTERS

Each UART can generate two interrupts in transmission and reception via the two registers PICR1 and PICR2.





**Table 35** Description of PICR1 bits



## **Table 36** UART Interrupt Registers PICR2 (address FFFF 8705H)



## **Table 37** Description of PICR2 bits



10.1.3 I2C-BUS AND ADC INTERRUPT REGISTER (PICR3)

The I<sup>2</sup>C-bus and the ADC respectively, can generate one interrupt.

**Table 38** I 2C-bus and ADC Interrupt Register (address FFFF 8707H)

<b>PIRI</b>	פו וסו ∽∟ו∠	<b>IDI 11</b> .	<b>IPLIO</b>	<b>PIRA</b>	<b>IPLA2</b>	<b>IPLA1</b>	IPLA0

# **Table 39** Description of PICR3 bits



# **11 TIMERS**

# **11.1 Timer array**

Two identical 16-bit timer blocks are provided:

- Timer 0 (T0)
- $\bullet$  Timer 1 (T1).
- Each timer block consists of:
- A timebase
- Three capture/compare channels
- A Control Register
- A Status Register.

# **11.2 Timebase**

The timebase contains an 8-bit prescaler with a write only reload register, and a 16-bit counter register. This counter register can only be read by software. The prescaler is clocked either by the peripheral clock FCLK or by an external clock enabled by the flag C/TN in the timer control register TnCR (T0CT for timer T0 and T1CR for timer T1). On prescaler overflow the prescaler reload value is loaded into the prescaler, which starts incrementing.

The 16-bit counter register is incremented at each prescaler overflow. When the counter reaches FFFFH, the status flag TOV is set and on the next clock the counter reload value is loaded into the counter. By resetting the control bit RUN in the timer control register the timebase is stopped, and by setting this bit, the prescaler and counter are reloaded and incremented on the next external or internal clock.

# **11.3 Channel function**

Each channel consists of a register and an equality comparator. For each of the three channels two modes can be selected:

- **Compare mode:** sets the status flag CFn in TnSR when there is a match between the counter register and the channel register value.
- **Capture mode:** stores the counter register value into the channel register and sets the status flag CFn when a transition occurs at the corresponding input pin CPn.

In both modes, each channel can generate a global interrupt request if the corresponding enable bit in the Control Register TnCR is set.

## **11.4 Pin parallel functions for the timer**

In order to use the multiplexed pins for the timer, the other functions using these pins as output pins should be forced HIGH via a weak pull-up, enabling an external source to drive them LOW.



## **Table 40** Parallel functions



# **11.5 Timer Control Registers**

The Timer 0 (T0) is controlled via Timer 0 Control Registers (T0CRH and T0CRL), and Timer 1 (T1) via Timer 1 Control Registers (T1CRH and T1CRL); see Fig.10 and Tables 41 to 44. The default value after a CPU reset for all bits of T0CRH; T1CRH; T0CRL and T1CRL is a logic 0.



<b>ADDRESS</b>	<b>REGISTER</b>	15		13	. .		10		
<b>FFFF 8300H</b>	<b>TOCRH</b>	ECM <sub>2</sub>	C2M2	C2M1	C2M0	ECM <sub>1</sub>	C1M2	C1M1	C1MO
<b>FFFF 8310H</b>	T1CRH								

**Table 42** Timer Control Registers T0CRL and T1CRL



# **Table 43** Description of T0CRH; T1CRH; T0CRL and T1CRL bits





**Table 44** Description of channel mode;  $n = 0$  to 5;  $X =$  don't care

# **11.6 Timer Status Registers**

Four events can occur: a timer overflow or three channel matches/captures. These event flags are stored in the 4-bit Timer 0 Status Register (T0SR for T0) and Timer 1 Status Register (T1SR for T1). They can be cleared by software but cannot be set. By writing a logic 1 the flags stay unchanged. In order to clear a particular flag one has to write a logic 0 to the corresponding position and logic 1s to the others. One should avoid to use the instruction BCLR, which can reset accidentally several flags.

### 11.6.1 TIMER 0 STATUS REGISTER (T0SR)

### **Table 45** Timer 0 Status Register (address FFFF 830DH)



### **Table 46** Description of T0SR bits



## 11.6.2 TIMER 1 STATUS REGISTER (T1SR)

### **Table 47** Timer 1 Status Register (address FFFF 831DH)



## **Table 48** Description of T1SR bits


## **11.7 Watchdog Timer**

The P90CL301BFH contains a Watchdog Timer consisting of a 13-bit prescaler and an 8-bit timer WDTIM. The prescaler is incremented by the peripheral clock. The 8-bit timer is incremented every 8192 cycles of the peripheral clock FCLK.

If the FCLK frequency is 2 MHz, the Watchdog Timer can operate in the range of 4.1 ms up to 1 s. The Watchdog Timer is disabled after reset. It can be enabled by writing any value to the WDCON register. The only way to disable a running Watchdog Timer is to reset the P90CL301BFH.

When a timer overflow occurs the microcontroller will be reset (except registers SYSCON, PCON, PRL and PRH which will not be reset). To prevent an overflow of the Watchdog Timer, the User Program must reload the Watchdog register within a period shorter than the programmed timer interval.

This timer interval is determined by the 8-bit timer value written to the register WDTIM.

For FCLK in MHz, the Watchdog period is:

 $(256 - \mathsf{WDTIM}) \times \frac{8192}{\mathsf{FCLK}}~\mu\text{s}$ 

The Watchdog Timer is controlled by the register WDCON. A value of A5H in WDCON clears both the prescaler and timer WDTIM. After reset, WDCON contains A5H.

Every value other than A5H in WDCON enables the Watchdog Timer. Since the bit 0 of the WDCON input is tied to a logic 0 by hardware during write operations on WDCON, the reset value A5H can not be programmed again and can only be restored by a reset.

Timer WDTIM can be written only if WDCON has previously been loaded with 5AH, otherwise WDTIM and the prescaler are not affected. A successful write operation to WDTIM also clears the prescaler and clears WDCON.

Only the values A5H or 5AH are stored, all other values are stored with a dummy value 00H.



## **12 SERIAL INTERFACES**

## **12.1 UART interface**

The UART can operate in 4 modes. The baud rate for receive and transmit can be generated internally or by the baud rate generator. The UART is full duplex, meaning it can receive and transmit simultaneously. The receive and transmit registers are both accessed as a unique register SBUF. Writing to SBUF loads the transmit register, and reading from SBUF accesses a physically separate receive register.

## 12.1.1 UART OPERATING MODES

The serial port can operate in one of the four modes:

- Mode 0 Serial data enters and exits through RXD. TXD pin delivers the synchronous shift clock. 8 bits are transmitted/received (LSB first). When the bit PCLK3 in the SYSCON register is reset, the baud rate is equal to  $\frac{1}{6} \times$  CLK. When the bit PCLK3 in register SYSCON is set, the baud rate is equal to  $\frac{1}{12}$  × CLK. The UART baud rate should not exceeds 4.5 Mbaud.
- Mode 1 10 bits are transmitted (through TXD) or received (through RXD): a start bit at logic 0, 8 data bits (LSB first) and a stop bit at logic 1. On receive the stop bit goes into RB8 in the register SCON. The baud rate is given by the baud rate generator output BGCLK0 for the UART0 and BGCLK1 for the UART1.

- Mode 2 11 bits are transmitted (through TXD) or received (through RXD): a start bit at logic 0, 8 data bits (LSB first) a programmable 9th data bit, and a stop bit at logic 1. On transmit the 9<sup>th</sup> bit is taken from the bit TB8 from the SCON register. On receive the 9<sup>th</sup> bit goes into RB8 of SCON, while the stop bit is ignored. The baud rate is equal to  $\frac{1}{6}$  × CLK. The UART clock should not exceed 4.5 Mbaud.
- Mode 3 Same as mode 2 except for the baud rate, which is given by the baud rate generator output BGCLK0 for the UART0 and BGCLK1 for the UART1.

In all four modes, transmission is initiated by any instruction loading SBUF. In Mode 0, reception is initiated by the condition  $RI = 0$  and  $REN = 1$ . In the remaining modes reception is initiated by the incoming start bit if  $REN = 1$ .

## 12.1.2 UART CONTROL REGISTERS SCON0 AND SCON1

The registers SCON0 and SCON1 control UART0 and UART1 modes respectively, and contain the interrupt flags.





## **Table 50** Description of register SCON0 and SCON1 bits



## **Table 51** Mode defined by bits SM0 and SM1



## **12.2 Baud rate generator**

A dedicated baud rate generator is directly connected to the UART0. For the UART1 this clock can be divided by 1 or 4 as a function of the bit BDIV in the BCON control register.

The baud rate generator consists of a 16-bit timer, two 8-bit registers BREGL (least significant byte) and BREGH (most significant byte) to store the 16-bit reload value, and a control register BCON.

When an overflow occurs the timer is reloaded with the contents of the registers BREGH, BREGL.

## 12.2.1 UART BAUD RATE CONTROL REGISTER (BCON)

The default value after a CPU reset for all bits of BCON is a logic 0.









## **12.3 UART queue**

The UART queue performs the sending and receiving of a frame of bytes of variable length through the UART without the support of the CPU. Only the UART0 has a frame buffer located at the lower 256 bytes section of the internal RAM. A controller ensures the sequencing of the transfers between the RAM and the UART and generates interrupts to the CPU. This UART queue can be used for transmission and reception simultaneously or for only one of the two modes.

The RAM can be accessed by the CPU any time. The queue controller accesses the RAM either in read mode for the transmission or in write mode for the reception. When the queue controller accesses the RAM, the CPU waits for the end of the access cycle (maximum 4 CLK clocks). The RAM space can be partitioned in one or several buffers for transmission or reception or for normal data storage. The maximum size of a buffer is limited to 256 bytes. In addition to these buffers the queue consists of a set of control and data registers:

The timer is clocked by the peripheral clock. The baud rates for UART0 and UART1 in Mode 1 and 3 are determined by the timer overflow rate as follows (FCLK is in Hz):

$$
BGCLKO = \frac{FCLK}{(16x (65536 - BREG))}
$$

$$
BGCLK1 = \frac{FCLK}{(16 \times (65536 - BREG) \times 4^{BDIV})}
$$



**Table 54** Function of UART queue registers



## **Notes**

- 1. UQRC and UQTC can be accessed together as a word or as two bytes.
- 2. For each byte transmitted the UQTA is incremented, the UQTS is decremented.
- 3. For each byte received the UQRA is incremented, the UQRS is decremented.The CPU can read this register on the fly, but in this case the accuracy is not guaranteed so it is recommended to halt the queue and read the values.

## 12.3.1 RECEPTION CONTROL REGISTER (UQRC)

In order to keep the bit unchanged when writing to the control register, it is recommended to write a logic 1 when it can only be reset, and to write a logic 0 when it can only be set. After peripheral reset all bits are set to a logic 0.

		ັ						
<b>ACTION OF</b>	BIT <sub>7</sub>	BIT <sub>6</sub>	BIT <sub>5</sub>	BIT <sub>4</sub>	BIT <sub>3</sub>	BIT <sub>2</sub>	BIT <sub>1</sub>	BIT <sub>0</sub>
	<b>REN</b>	<b>RME</b>	<b>RIE</b>	<b>ROE</b>	<b>ROF</b>	<b>RAR</b>	<b>RHLT</b>	<b>RSTF</b>
CPU <sup>(1)</sup>	S/R	S/R	S/R	S/R		S/R	S/R	
QUEUE <sup>(2)</sup>	$\overline{\phantom{m}}$		$\overline{\phantom{m}}$			$\overline{\phantom{m}}$	$\overline{\phantom{m}}$	

**Table 55** Reception Control Register (address FFFF 8B00H)

### **Notes**

1. CPU. R: the CPU can reset this bit. S: the CPU can set this bit.

2. QUEUE. R: the queue controller can reset this bit. S: the queue controller can set this bit.

### **Table 56** Description of UQRC bits





## 12.3.2 TRANSMISSION CONTROL REGISTER AND INTERRUPT FLAGS (UQTC)

<b>ACTION OF</b>	BIT <sub>7</sub>	BIT <sub>6</sub>	BIT <sub>5</sub>	BIT <sub>4</sub>	BIT <sub>3</sub>	BIT <sub>2</sub>	BIT <sub>1</sub>	BIT <sub>0</sub>
	TIF	<b>RIF</b>	reserved	<b>TIWF</b>	TEN	TIE	<b>THLT</b>	<b>TSTF</b>
CPU <sup>(1)</sup>		D			S/R	S/R	S/R	
QUEUE <sup>(2)</sup>		ບ		S/R	_			

**Table 57** Transmission Control Register and Interrupt Flags (address FFFF 8B01H)

## **Notes**

- 1. CPU. R: the CPU can reset this bit. S: the CPU can set this bit.
- 2. QUEUE. R: the queue controller can reset this bit. S: the queue controller can set this bit.







## **Note**

1. State after peripheral reset.

## 12.3.3 UART QUEUE REGISTERS

## **Table 59** UART Queue Registers



## 12.3.4 UART QUEUE OPERATION: TRANSMISSION

The UART queue transmit operation is as follows:

- 1. The UART control register is initialized for a certain transmission mode (0, 1, 2 and 3) and the baud rate generator loaded for a defined baud rate.
- 2. The CPU loads the data to be transmitted (for example 80 characters) at successive addresses of the internal RAM starting at a certain base address (for example FFFF 9010H). Then it writes the buffer start address and the buffer size in the pointer registers, and initializes the control register.
- 3. The queue controller reads the byte at the address pointed by the address register and writes it to the transmit data buffer of the UART and the buffer size register is decremented, the address register is incremented pointing to the next byte in the buffer. The transmission starts. The controller waits for the end of transmission, then compares the buffer size value to zero, if they are not equal the same operation is repeated automatically.
- 4. If the buffer size is zero the transmit interrupt flag TIF is set issuing an interrupt to the CPU.The interrupt routine should reset TIF and can reload the buffer with other values.
- 5. Before checking the buffer size value, the halt bit THLT is tested and if it is set the controller enters a transmission wait state.

## **Table 60** Transmission routine



12.3.5 UART QUEUE OPERATION: RECEPTION

The UART queue reception operation is as follows:

The UART control register is initialized for a certain reception mode (Mode 0, 1, 2 and 3) and the baud rate generator loaded for a defined baud rate.

The CPU writes the buffer start address and the buffer size in the data registers, and the control register. Several modes can be used:

## 12.3.5.1 Mode 0: Normal reception buffer.

We want to receive 80 characters, store then in a buffer starting at the address FFFF 9020H and generate an interrupt. The CPU is able to down-load the 80 characters, before the reception of any further character.

After reception of the first character the queue controller reads the data reception register SBUF0 and transfers it's contents into the buffer at the address of the UQRA register, at the same time the buffer size register UQRS is decremented, the address register UQRA is incremented to point to the next byte. If the buffer size is not equal to zero the same operation is repeated automatically for the next byte to be transmitted.

If the buffer size is zero the receive interrupt flag RIF is set issuing an interrupt to the CPU. The interrupt routine should reset RIF and can read the content of the buffer and re-initialize the control registers.

### **Table 61** Reception routine



### **Table 62** Interrupt routine



## 12.3.5.2 Mode 1: Special termination character match.

Suppose that we want to generate an interrupt after the reception of a Carriage Return character, we load in the reception match register the value 0DH, to guarantee that the buffer does not overflow if the buffer size is limited to 80 characters. The buffer is located in RAM at the address FFFF 9050H.

The same operations as described before are performed but in addition each received characters compared with the character Carriage Return and if they match the receive interrupt flag RIF is set, RSTF is reset and the reception queue is stopped.

## **Table 63** Mode 1 routine



### **Note**

1. All these control bits can be set at the same time.

## 12.3.5.3 Mode 2: Linear buffer with continuous reception.

If we want to continue to receive characters in the buffer after the end of the buffer and the setting of RIF:

In this case RSTF is not reset at the end of the buffer, but the CPU will receive an interrupt ( $RIF = 1$ ) when the size register UQRS equals zero.

## **Table 64** Mode 2 routine



## **Note**

1. All these control bits can be set at the same time.

## 12.3.5.4 Mode 3: Circular buffer with interrupt.

If we want to implement a circular buffer which generates an interrupt each time the size register is equal to 0, the UQRA address register is reset and points to the beginning of the RAM.

## **Table 65** Mode 3 routine



## **Note**

1. All these control bits can be set at the same time.

12.3.6 UART QUEUE OPERATION: RECEPTION HALT

Before to check the buffer size value, the halt bit HLTR0 is tested and if it is set the controller enters a reception wait state.

## 12.3.7 UART QUEUE OPERATION: EMULATION

When the pin PHALT (on the emulation package) is asserted LOW, the queue is halted the same way as when THLT and RHLT are set. The queue operation is continued when the pin PHALT is released HIGH.

## **12.4 I2C-bus interface**

The serial port supports the twin line I<sup>2</sup>C-bus. The I<sup>2</sup>C-bus consists of a data line SDA and a clock line SCL. These lines also function as I/O port lines P11 and P10 respectively (always open drain). The system is unique because data transport, clock generation, address recognition and bus control arbitration are all controlled by hardware. The I<sup>2</sup>C-bus serial I/O has complete autonomy in byte handling and operates in four modes:

- Master transmitter mode
- Master receiver mode
- Slave transmitter mode
- Slave receiver mode.

## **12.5 Serial Control Register (SCON)**

**Table 66** Serial Control Register (address FFFF 8207H)

These functions are controlled by the SCON register. SSTA is the Status Register whose contents may be used as a vector to various service routines. SDAT is the data shift register and SADR the slave address register. Slave address recognition is performed by hardware.

For more details on the I<sup>2</sup>C-bus functions, see user manual "The  $l^2C$ -bus and how to use it (including specifications)"; order number 9398 393 40011.



### **Table 67** Serial Control Register SCON bits





## **Table 68** CLK/SCL divide factor

Values greater than 100 kbits are outside the specified frequency range.



## **Table 69** I 2C-bus serial clock rates

Values greater than 100 kbits are outside the specified frequency range.



## **Note to Tables 68 and 69**

1.  $D =$  divisor =  $CLK/_{FCLK}$ ; see Table 15.

## 12.5.1 I<sup>2</sup>C-BUS STATUS REGISTER (SSTA)

SSTA is an 8-bit read only Special Function Register. The contents of SSTA may be used as a vector to a service routine. This optimizes response time of the software and consequently that of the I<sup>2</sup>C-bus. Tables 73 to 77 show the list of the status codes defined by the contents of register SSTA.

### Table 70 <sup>2</sup>C-bus Status Register (address FFFF 8205H)



### **Table 71** Description of SSTA bits



### **Table 72** Used abbreviations in the mode descriptions; see Tables 73 to 77



**Table 73** Master transmitter (MST/TRX) mode



**Table 74** Master receiver (MST/REC) mode



**Table 75** Slave transmitter (SLV/TRX) mode



## **Table 76** Slave receiver (SLV/REC) mode



## **Table 77** Miscellaneous



12.5.2 I<sup>2</sup>C-BUS DATA SHIFT REGISTER (SDAT)

### **Table 78** I 2C-bus Data Shift Register (address FFFF 8201H)



## **Table 79** Description of SDAT bits



## 12.5.3 I<sup>2</sup>C-BUS ADDRESS REGISTER (SADR)

This 8-bit register may be loaded with the 7-bit address to which the controller will respond when programmed as a slave receiver/transmitter.

### **Table 80** I 2C-bus Address Register (address FFFF 8203H)



## **Table 81** Description of SADR bits



## **13 PULSE WIDTH MODULATION (PWM) OUTPUTS**

Two Pulse Width Modulation outputs are provided on the P90CL301. These channels output pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler PWMP, which generates the clock for the counter. The 8-bit counter counts modulo 255 (from 0 to 254 inclusive).

The prescaler and counter are used for the two channel outputs. The value of the 8-bit counter is compared to the content of the registers PWM0 (resp. PWM1) for the channel output PWM0 (resp. PWM1). Provided the content of this register is greater than the counter value, the output of PWM0 (resp. PWM1) is set LOW. If the content of this register is equal to, or less than the counter value, the output will stay high. The pulse width ratio is therefore defined by the content of the register PWM0 (respectively PWM1).

## **13.1 Prescaler PWM Register (PWMP)**

**Table 82** Prescaler PWM Register (address FFFF 8801H)



## **Table 83** Description of PWMP bits



## **13.2 PWM Data Registers (PWM0 and PWM1)**

**Table 84** PWM Data Registers PWM0 and PWM1



**Table 85** Description of PWM0 and PWM1 bits: n = 0 to 1



The pulse width ratio is in the range of 0 to  $255/255$  and may be programmed in increments of  $\frac{1}{255}$ .

The repetition frequency:

$$
f_{\text{PWM}} = \frac{\text{FCLK}}{(1 + \text{PWMP}) \times 255} \text{ Hz}; \text{ for FCLK in Hz}.
$$

When using a peripheral clock of 6 MHz for example, the above formula gives a repetition frequency range of 23 kHz to 91 Hz.

By loading the PWM0 (resp. PWM1) with either 00H or FFH, the PWM0 output can be retained at a constant HIGH or LOW level respectively. When loading FFH to the PWM0 (respectively PWM1) register, the 8-bit counter will never actually reach this value.



## **14 ANALOG-TO-DIGITAL CONVERTER (ADC)**

The analog input circuitry consist of a 4 input analog multiplexer and an analog-to-digital converter (ADC) with 8-bit resolution. The analog reference voltage  $V_{ref(A)}$  and the analog supplies  $V_{DDA}$ ,  $V_{SSA}$  are connected via separate input pins.

The conversion time takes 24 periods of the secondary peripheral clock FCLK2 (see Section 6.6). The maximum value of the FCLK2 clock is dependant on the supply voltage (see Section 20).

As the ADC is based on a successive approximation algorithm using a resistor scale connected to  $V_{ref(A)}$  and  $V<sub>SSA</sub>$ , a continuous current flows in this resistor.

## **14.1 ADC Control Register (ADCON)**

**Table 86** ADC Control Register (address FFFF 8807H)

# Low voltage 16-bit microcontroller P90CL301BFH (C100)

By resetting the EADC bit in the control register ADCON or by entering Power-down it is possible to switch off this current to reduce the static power consumption.

The ADC is controlled using the ADCON control register. Input channels are selected by the analog multiplexer function of register bits ADCON.0 and ADCON.1. The completion of the 8-bit ADC conversion is flagged by ADCI in the ADCON register and the result is stored in the register ADCDAT (address FFFF 8809H). The result of a completed conversion remains unaffected provided ADCI is HIGH. While ADCS or ADCI are HIGH, a new ADC start will be blocked and consequently lost. An ADC conversion already in progress is aborted when Power-down mode is entered.



**Philips Semiconductors Preliminary specification Preliminary specification** 



**Table 87** Description of ADCON bits

## **Table 88** Operation of ADCI and ADCS





## **15 ON-BOARD TEST CONCEPT**

To improve the on-board debugging two functions are implemented, the ON-Circuit Emulation (ONCE) mode and the on-chip Test-ROM.

## **15.1 ONCE mode**

The ON-Circuit Emulation (ONCE) mode eases the testing of an application without having to remove the controller from the board. The ONCE mode is entered by pulling CSBT LOW during reset. In this mode the address bus, data bus and bus control signals are in 3-state mode, all other output or bidirectional pins are weakly pulled HIGH. In this mode an emulator probe can be hooked-up to the circuit. Normal operation is restored with a normal reset.

## **15.2 Test-ROM**

A second on-board debugging function is introduced for the situation where no extra connector can be placed on the PCB. It consists of an internal Test-ROM of 256 bytes which is used as boot ROM after a special test mode is activated during reset. The CPU will execute the code placed in the Test-ROM and initialize the UART0 and its baud rate generator and wait for commands to be sent to UART0.

The internal access time is in this case 3 cycles long. It can only be accessed in supervisor mode.

The purpose of the Test-ROM is to offer the user a simple software interface to load programs for testing its own application and to transmit back the test result.

The program can be loaded from the host into either the on-chip RAM or the external memory. The Test-ROM mode is entered by pulling LOW the  $R/\overline{W}$  / TROM pin during reset.

Just after the RESET initialization, the user should send a character of 9 bits (one stop bit plus eight data bits) with all bits being zero, on the RX0 line.

Using the timer, the character length is captured and then the baud rate is automatically calculated and the baud rate generator is initialized. The UART0 is then initialized in Mode 3 with SM2 multiprocessor bit set, REN and TB8 bit set (SCON = F8H). The hardware is now ready to handle the protocol using the following 4 commands (Code 00 to 11).

## **Table 89** Command format



## **Table 90** Command description



## **Table 91** Pointer commands





## **16 ON-CHIP RAM**

The P90CL301BFH contains a 512 bytes RAM which can be used to store program code or data. As this memory does not need wait states, it can speed up some time consuming tasks like stack operation, table references, or small program loops, compared with slow external memory or when using the 8-bit data bus. For a read or write access, 3 CPU clocks are used. The memory content is kept even when the supply voltage is lowered down to 1.8 V after entering Power-down mode. The base address is FFFF 9000H. It can be accessed in long word, word or bytes.

## **17 REGISTER MAPPING**

The internal register map of the P90CL301BFH is summarized in Table 92. Note that the internal registers can be accessed:

- only in Supervisor mode for version P90CL301BFH-3/4
- both in Supervisor and User mode for version P90CL301BFH-5.

### **Table 92** Register map







## **Notes**

1. Width when specified is in byte (B) or word (W).

2.  $X = don't care$ .

3. Access when specified is in read (R) write (W) or clear (C) only. The Watchdog Control Register is special (S).

## **18 LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).



## **19 DC CHARACTERISTICS**

 $V_{DD}$  = 2.7 to 3.6 V;  $V_{SS}$  = 0 V; T<sub>amb</sub> = -40 to +85 °C; all voltages with respect to V<sub>SS</sub> unless otherwise specified.





**Notes**

1. The operating supply current through  $V_{DD1}$ ,  $V_{DD2}$  and  $V_{DD3}$  is measured with all output pins disconnected; RESETIN = RESET = HALT = 0; A23 to A0 =  $V_{DD}$ ; D15 to D0 =  $V_{DD}$ .

- 2. Idle and Standby current:
	- a) The Idle supply current through  $V_{DD1}$ ,  $V_{DD2}$  and  $V_{DD3}$  is measured with all port pins disconnected; A23 to A0 =  $V_{DD}$ ; D15 to D0 =  $V_{DD}$ ; the circuit is executing NOP instructions from an external memory.
	- b) The Standby current through VDD1, VDD2 and VDD3 is measured with all port pins disconnected; A23 to  $AO = VDD$ ; D15 to  $DO = VDD$ ;
- 3. The Power-down current through  $V_{DD1}$ ,  $V_{DD2}$  and  $V_{DD3}$  is measured with all output pins disconnected; XTAL1 =  $\overline{\text{RESET}}$  = HALTN =  $V_{\text{DD}}$ ; A23 to A0 =  $V_{\text{DD}}$ ; D15 to D0 =  $V_{\text{DD}}$ ; RESETIN =  $V_{\text{SS}}$ .
- 4. See Table 95 for the different types.
- 5. Not tested in production.

6. Pull-ups:

- a) These pull-ups are only present on the emulation pins PHALT and NMINE.
- b) These active pull-ups are active on all WP2 WP4 port pins for output voltages greater than Vdd/2. They are only active during the reset sequence on the pins CS0, CS1, R/W, CSBT and FETCH for test purpose.
- c) These active pull-ups are only active on D15 to D0 and A23 to A0 pins when BPE is set in the SYSCON register.

## **20 ADC CHARACTERISTICS**

 $V_{DD} = 2.7$  to 3.6 V;  $V_{ref(A)} = V_{DDA} = V_{DD}$ ;  $V_{SSA} = V_{SS}$ ;  $V_{SS} = 0$  V; FCLK2 = 250 kHz to 2 MHz; T<sub>amb</sub> = -40 to +85 °C; for ADC test conditions see note 1; all voltages with respect to  $V_{SS}$  unless otherwise specified.



### **Notes**

1. ADC test conditions:  $V_{DD} = 2.7 V$ ,  $V_{ref(A)} = 2.7 V$ , CLK = 20 MHz, FCLK2 = 2 MHz.

- 2. This resistor is switched off during Power-down mode and when the ADC is switched off (EADC = 0).
- 3. Parameter not measured in production, only verified on sampling basis.
- 4. See Fig.17 for specific FCLK2 range as function of  $V_{DD}$ .
- 5. Absolute voltage error: the maximum difference between actual and ideal code transitions. Absolute voltage error accounts for all deviations of an actual converter from an ideal converter.
- 6. Offset error: the difference between the actual and ideal input voltage corresponding to the first actual code transition.
- 7. Integral non-linearity: the maximum deviation between the edges of the steps of the transfer curve and the edges of the steps of the ideal curve. The ideal step curve follows the line of least squares.
- 8. Differential non-linearity: the maximum deviation of the actual code width from the average code width.
- 9. Channel-to-channel matching: The difference between corresponding code transitions of actual characteristics taken from different channels under the same temperature, voltage and frequency conditions.





## **21 AC CHARACTERISTICS**

 $V_{SS} = 0$  V; T<sub>amb</sub> = -40 to +85 °C; t<sub>CLK</sub> = CPU clock cycle time; no fast bus cycle (FBC = 0); no wait status; all voltages with respect to  $V_{SS}$  unless otherwise specified.







## **22 8051 BUS TIMING**

 $V_{DD} = 2.7$  V to 3.6 V;  $V_{SS} = 0$  V; T<sub>amb</sub> = -40 to +85 °C; t<sub>CLK</sub> = CPU clock cycle time; all voltages with respect to V<sub>SS</sub> unless otherwise specified. These AC parameters are not tested in production.



## **23 TIMING DIAGRAMS**













## **24 CLOCK TIMING**

**Table 93** P90CL301BFH clock timing

 $V_{DD} = 2.7 V$ .




### **25 PIN STATES IN VARIOUS MODES**

Table 94 describes the function, I/O, type and state in various modes - RESET, Power-down, HALT, ONCE and BPE (Bus Pull-up Enable) - of the pins.









### **Notes to the pin states in various modes**

- 1.  $I = input$ ;  $O = output$ ;  $I/O = bidirectional$ .
- 2. See Table 95 for pin type description.
- 3. State of the pin in different modes RESET, PD (Power-down), HALT, ONCE and BPE (Bus Pull-up Enable).
	- a)  $-$  = not available.
	- b)  $Z = 3$ -state.
	- c)  $W =$  weak pull-up.
	- d)  $S =$  state logic 0 or logic 1.
	- e) R = resistive
	- f)  $H = HIGH state$ .
	- g)  $L = LOW$  state.
- 4. Emulation version only.

### **Table 95** Pin type description



## **26 INSTRUCTION SET AND ADDRESSING MODES**

The P90CL301BFH is completely code compatible with the 68000, which means that programs developed for the 68000 will run on the P90CL301BFH. This applies to both the source and object codes. The instruction set was designed to minimize the number of mnemonics that the programmer has to remember. Following tables give an overview of the instruction set and the different addressing modes.









### **Notes**

- 1.  $[ ] = bit number.$
- 2.  $* =$  affected.
- $3. =$  unaffected.
- 4.  $0 =$  cleared.
- 5.  $1 = set.$
- 6.  $U =$  defined.
- 7.  $@ =$  location addressed by.

## **26.1 Addressing modes**

**Table 97** Data addressing modes; see notes 1 to 14



### **Notes**

- 1. EA = Effective Address.
- 2. An = Address Register.
- 3. Dn = Data Register.
- 4. Xn = Address or Data Register used as Index Register.
- 5.  $N = 1$  for bytes; 2 for words; 4 for long words.
- 6.  $\leftarrow$  = Replaces.
- 7. SR = Status Register.
- 8. PC = Program Counter.
- 9.  $() =$  Contents of.
- 10.  $d_8 = 8$ -bit offset (displacement).
- 11.  $d_{16}$  = 16-bit offset (displacement).
- 12. SP = Stack Pointer.
- 13. SSP = System Stack Pointer.
- 14. USP = User Stack Pointer.

## **27 INSTRUCTION TIMING**

In the Tables 98 to 110 the number of bus read and write cycles are shown in parentheses as (R/W). The timing is given for operation in 16-bit mode. For operation in 8-bit mode the numbers shown in parentheses should be multiplied by a factor 2.











### **Table 100** MOVE long instruction clock periods

**Table 101** Standard Instruction clock periods



### **Notes**

- 2. Indicates maximum value.
- 3. The duration of the instruction is constant.



**Table 102** Immediate instruction clock periods

### **Note**

1. Add effective address calculation time.

**Table 103** Shift/rotate instruction clock periods



### **Note**



### **Table 104** Single operand instruction clock periods

### **Notes**

- 1. Add effective address calculation time.
- 2. Subtract one read cycle (-4(1/0)) from effective address calculation.
- 3. Subtract two read cycles (−8(2/0)) from effective address calculation.

### **Table 105** Bit manipulation instruction clock periods



#### **Note**



**Table 106** Conditional instruction clock periods

#### **Note**

1. Add effective address calculation time.

### **Table 107** JMP, JSR, LEA, PEA, MOVEM instruction clock periods

n = number of registers to move.



**Table 108** Multi-precision Instruction Clock Periods







### **Note**

**Table 110** Exception processing clock periods



#### **Notes**

1. The interrupt acknowledge bus cycle is assumed to take four external clock periods.

2. Add effective address calculation time.

3. Indicates the maximum time from when RESET and HALT are first sampled as negated to first instruction fetch.

### **28 PACKAGE OUTLINE**



### **29 SOLDERING**

### **29.1 Introduction**

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

### **29.2 Reflow soldering**

Reflow soldering techniques are suitable for all LQFP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

### **29.3 Wave soldering**

Wave soldering is **not** recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

**If wave soldering cannot be avoided, the following conditions must be observed:**

- **A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.**
- **The footprint must be at an angle of 45**° **to the board direction and must incorporate solder thieves downstream and at the side corners.**

### **Even with these conditions, do not consider wave soldering LQFP packages LQFP48 (SOT313-2), LQFP64 (SOT314-2) or LQFP80 (SOT315-1).**

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### **29.4 Repairing soldered joints**

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

### **30 DEFINITIONS**



### **31 LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

### **32 PURCHASE OF PHILIPS I2C COMPONENTS**



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I2C system provided the system conforms to the I2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

**NOTES**

**NOTES**

# **Philips Semiconductors – a worldwide company**

**Argentina:** see South America **Australia:** 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 **Austria:** Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210 **Belarus:** Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 **Belgium:** see The Netherlands **Brazil:** see South America **Bulgaria:** Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 **Canada:** PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 **China/Hong Kong:** 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 **Colombia:** see South America **Czech Republic:** see Austria **Denmark:** Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 1949 **Finland:** Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580/xxx **France:** 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 **Germany:** Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 **Greece:** No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 **Hungary:** see Austria **India:** Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 **Indonesia:** see Singapore **Ireland:** Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 **Israel:** RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 **Italy:** PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 **Japan:** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 **Korea:** Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 **Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 **Mexico:** 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 **Middle East:** see Italy

**Netherlands:** Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 **New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 **Norway:** Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 **Philippines:** Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 **Poland:** Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 **Portugal:** see Spain **Romania:** see Italy **Russia:** Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 247 9145, Fax. +7 095 247 9144 **Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 **Slovakia:** see Austria **Slovenia:** see Italy **South Africa:** S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 **South America:** Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BARCELONA Tel. +34 3 301 6312, Fax. +34 3 301 4107 **Sweden:** Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 **Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 **Taiwan:** PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1, P.O. Box 22978 TAIPEI 100, Tel. +886 2 382 4443, Fax. +886 2 382 4444 **Thailand:** PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 **Turkey:** Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 **Ukraine**: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 **United Kingdom:** Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 **United States:** 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381 **Uruguay:** see South America **Vietnam:** see Singapore

**Yugoslavia:** PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777

**For all other countries apply to:** Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

**Internet:** http://www.semiconductors.philips.com

© Philips Electronics N.V. 1996 SCA52

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

**Philips** 

**Semiconductors** 

Printed in The Netherlands 647021/50/01/pp92 Date of release: 1996 Dec 11 Document order number: 9397 750 01261

Let's make things better.



